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Abstract. A Membership Function Generator Circuit
(MFGC) with bias supply of 1.5 Volts and independent DC-
voltage programmable functionalities is presented. The re-
alization is based on a programmable differential current
mirror and three compact voltage-to-current converters,
allowing continuous and quasi-linear adjustment of the
center position, height, width and slopes of the trian-
gular/trapezoidal output waveforms. HSPICE simulation
results of the proposed circuit using the parameters of
a double-poly, three metal layers, 0.5 µm CMOS technol-
ogy validate the functionality of the proposed architecture,
which exhibits a maximum deviation of the linearity in the
programmability of 7 %.
Keywords
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1. Introduction
The voltage shrinking in modern CMOS technologies
and the growing need to develop efficient and low cost
portable devices have obligated to produce circuits oper-
ating with narrow voltage headrooms and low power con-
sumption requirements [1]. While supply voltages (VDD)
scale down, the threshold voltage of the transistors (VT ) does
not follow proportionally this trend. In consequence, ana-
log circuits must operate with small supply voltages in the
range ofVDD < 2VGS, beingVGS the voltage between the gate
and source terminals of the MOS device. This condition
entails analog designers to use low-voltage methodologies,
such as floating-gate and bulk-driven transistors [1]–[3]. Un-
fortunately, most of those techniques exhibit large area re-
quirements. This is a major disadvantage since area reduc-
tion is a crucial trend in modern VLSI circuits. This pro-
blem is particularly serious in extensive systems that realize
several complex operations with dedicated hardware, like
Neuro/Fuzzy systems [4]. An important building block of
such systems is the Membership Function Generator. Mem-
bership Function Generator Circuits (MFGC) perform a non-
linear transform from their input ports to their output ports.
They are employed in applications including fuzzy logic sys-
tems [4]–[11], analog to digital conversion [12], non-linear
control, piecewise-linear approximation [13], and neural net-
works [14], among others. Analog realizations of MFGC
present a faster speed operation, a lower power consumption
[15], [17], and a smaller area occupation than their digital
counterparts. Unfortunately, most of the reported implemen-
tations exhibit important drawbacks [18]: (i) failure to adjust
linearly and independently all the function parameters; (ii)
linearity limited by Gaussian-like characteristics; (iii) com-
plex programming functionalities; (iv) lack of adaptability,
with the consequently establishment of a bottle-neck in the
implementation of neuro-fuzzy systems.
The most common implementation of CMOS MFGC
consists of source coupled differential pairs [4]-[6], [16].
Unfortunately, such approach produces bell-like shapes ins-
tead of triangular/trapezoidal output waveforms. Also, if
slope adjustment is implemented, it affects the rest of the
parameters. The realizations reported in [7], [8] and [18]
overcome this disadvantage, where the slope adjustment is
reached by switching resistive or transistor-based branches.
However, those approaches can be susceptible to weak con-
trol unless a considerable number of switches is utilized.
Moreover, n additional control signals are required to obtain
2n different slopes. Other alternatives modify the slope with
a bounded linearity by incorporating cross-coupled diffe-
rential pairs with transistors operating in triode mode [19].
A fully programmable MFGC based on a programmable
current mirror is reported in [20]. Unfortunately, that reali-
zation requires more than 132 transistors to be implemented
and is not suitable for low voltage operation.
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To overcome the issues mentioned above and improve
the linearity of the slope control, a fully programmable
MFGC with triangular/trapezoidal output characteristics is
proposed in this paper. The architecture is based on
a DC linearly controlled programmable current mirror and
three compact voltage-to-current converters. The proposed
MFGC possesses and independent control of the horizontal
position. As well, height, width and the slopes of the mem-
bership function are controlled by DC voltage. The paper
is organized as follows: in Section 2, the principle of ope-
ration of the proposed MFGC is described; later, in Section
3, the obtained simulation results of the circuit, designed in
a double-poly, three metal layers, 0.5 µm CMOS technology
are presented; finally, the conclusion is drawn in Section 4.
2. Proposed Voltage-Controlled
MFGC
The proposed voltage-controlled MFGC is based on
the current-controlled MFGC reported in [7] and [8]. That
is a topology with DC voltage control of the height, the
width and the center position of a triangular/trapezoidal out-
put current, and with discrete slope adjustment reached by
switching transistor-based branches that operate as digital
to analog converters. Unfortunately, that approach have the
following disadvantages: n additional ports are required to
control 2n different slopes; a weak control is obtained un-
less a considerable number of switches is utilized; voltage-
mode instead of current-mode control signals can be pre-
ferred to simplify the interfacing with the adaptation mecha-
nism. Thus, the main goal of this work is to develop a MFGC
with trapezoidal output waveform and with independent DC
control in voltage-mode of all the parameters.
Consider the input to output transfer relationship of
Fig. 1(a). This transference characteristic is represented by
the following relationship
Iout = (Ψ ·Vre f )Θmb {IinΘ(Ψ ·Vaux)+
[(Ψ ·Vaux)ΘIin]Θ(Ψ ·Vsat)} (1)
where Iin is the input current, Vaux, Vsat and Vre f are the vol-
tages that are used to control the central point, the satura-
tion and the maximum value, respectively, Ψ is a voltage-
to-current conversion factor used to obtain Iaux = ΨVaux,
Isat =ΨVsat and Ire f =ΨVre f (Ire f defines the maximum de-
gree of pertenence), and mb is a current gain factor used to
control the left and right slopes. Θ is the rectification or
bounding difference operator, defined as
xΘy=
{
x− y if x> y,
0 in other case. (2)
The block diagram of the proposed implementation of
(1) is depicted in Fig. 1(b). Blocks N1, N2, N3a, N3b and
N4 are unity-gain N-type current mirrors; P3 is a P-type
unity-gain current mirror; PV1 , PV2 and PV3 are voltage-to-
current converters with conversion factorΨ; and Pb is a gain-
programmable current mirror controlled by means of two
balanced DC voltages Vtune1 and Vtune2 .
2.1 Principle of Operation
The double bounded operation between Iin and ΨVaux
in (1) is performed by the switching current mechanism re-
alized by transistors Mn1 and Mp1 and by the CMOS in-
verter. The inverter reduces the required input voltage swing
by the introduction of negative feedback. Consequently,
a faster operation is obtained since the time delay to charge
or discharge the parasitic capacitances is decreased. Tran-
sistor Mp1 drives current when Iin > ΨVaux. This charges
the input node of the CMOS inverter, producing a low logic
value in its output such that it turns-off transistor Mn1 , re-
alizing the operation IinΘΨVaux. Alternatively, Mn1 drives
current when ΨVaux > Iin. This discharges the input node
of the CMOS inverter, producing a high logic value in its
output which turns-off transistor Mp1 , performing the opera-
tion ΨVauxΘIin. This mechanism avoids replication of Iin or
ΨVaux thus saving area and power consumption [8]. On the
other hand,−Isat (which is equal to−ΨVsat ) and the currents
in Mn1 (mirrored with P3) and Mp1 are added at node a to ob-
tain the current Is = IinΘ(ΨVaux)+ [(ΨVaux)ΘIin]Θ(ΨVsat).
Then, this current is amplified by a factor mb equal to the
gain of the programmable current mirror Pb. The use of a P-
type programmable mirror along with the mirror N3b instead
of a programmable N-type current mirror N3a allows a low-
voltage realization, as will be described in section 2.4. Fi-
nally, the current −Is, obtained with th mirror N3b, is added
at node b to Ire f =ΨVre f and rectified with the mirror N4 to
complete expression (1).
2.2 N-Type and P-Type Mirrors
Blocks N1, N2, N3a, N3b and N4 are implemented with
the unity-gain N-type current mirrors shown in Fig. 1(c),
while the block P3 is the P-type unity-gain current mirror
illustrated in Fig. 1(d). These mirrors are designed with
a single transistor in the input to reduce the number of de-
vices employed in the overall system and with cascoded out-
puts to improve the current copies.
2.3 Voltage-to-Current Converters
The compact circuit realization of the voltage-to-
current converters PVi is depicted in Fig. 1(e). Herein, all
the transistors operate in saturation mode. The input voltage
is equal toVi =Vbias+vin, where vin can beVaux,Vsat orVre f .
By selecting
Ve f f7 = Vbias−VTn , (3)
Io f f set = βM7V
2
e f f7 , (4)
Ve f f7 , vin << VTn , (5)
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Fig. 1. MFGC: (a) parameters that define the triangular/trapezoidal response; (b) block diagram of the proposed voltage-controlled MFGC; (c)
unity-gain N current mirror Ni; (d) unity-gain P current mirror P3; (e) voltage-to-current converter PVi .
the voltage-to-current transference is obtained:
Ir ≈ (βM7Ve f f7)vin =Ψvin. (6)
The current Io f f set is fulfilled with a current mirror si-
milar to that illustrated in Fig. 1(d).
2.4 Programmable Current Mirror Pb
The proposed low-voltage programmable differential
current mirror is shown in Fig. 2. The current mirrors N and
P are implemented with current mirrors similar to the illus-
trated in Fig. 1(c) and Fig. 1(d). The two output currents of
the block N3a of Fig. 1(b) and P generate the input balanced
currents Ix and Iy =−Ix. Hence, by defining
VGSM3,4 =V ±∆V, (7)
the current gain Iox/Ix results in
Iox
Ix
= R
(
VA+∆V
VA−∆V
)2
(8)
where
R =
WM2LM1
WM1LM2
, (9)
VA = VDD−VX −V −|VT p| ≈ constant (10)
and |VT p| is the threshold voltage. The gain of the balanced
configuration, mb = (Ioy− Iox)/(Iy− Ix), is obtained appro-
ximating (8) by a Taylor series around ∆V = 0 and canceling
the even-order factors, resulting in
Fig. 2. Programmable current mirror Pb.
mb = R
{
1+4
∆V
VA
+12
(
∆V
VA
)3
+ ...
}
(11)
≈ R
{
1+4
∆V
VA
}
with ∆V << VA. This is an approximately linear depen-
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dence with a small third- harmonic distortion component
HD3 = 0.75(A/VA)
2, where ∆V = Asin(ωt) has been used to
calculate HD3. In case that A= 0.05 VA then HD3 <−54 dB.
The component ∆V of (7) is controlled by currents IM5
and IM6 which are adjusted respectively by
Vtune1 = VB−∆V, (12)
Vtune2 = VB+∆V
where VB is a DC voltage. Transistors M3 and M4 remain in
saturation mode as their drain terminal is connected to VDD,
while transistors M5 and M6 are forced to operate in triode
mode using the restriction
Vtune1(tune2) >VDD−VSGM1(M2) +VTn . (13)
By defining VDSM6 ,M5 =VX − (V ±∆V ) and (W3/L3) =
(W4/L4) = m(W5/L5) = m(W6/L6), the equalities IDM6 =
IDM4 and IDM5 = IDM3 result in
2(VC+∆V )2 = m(VD+∆Vtune)(VE −∆V ) , (14)
2(VC−∆V )2 = m(VD−∆Vtune)(VE +∆V ) (15)
where
VC = V −VTn , (16)
VD = VB−VTn , (17)
VE = VX −V. (18)
Now, if m >> 2VC/VD is established in (14) and (15),
after some algebraic manipulation, ∆V results in
∆V ≈ (VE/VD)∆Vtune (19)
and combining (11) and (19), mb becomes
mb = R
(
1+4
VE
VAVD
∆Vtune
)
. (20)
The circuit of Fig. 2 is a low-voltage realization since
the source-gate voltages of transistors M1 and M2 are in
opposite polarity with respect to the gate-source voltages of
transistors M3 and M4, respectively. As a consequence, the
overall voltage at nodesVX andVY is reduced. Therefore, the
programmable current mirror requires VX ,Ymin > VTn + 2Vsat
with VX ≈ VDD−
(|VTp |−VTn). Hence, for |VTp | = 0.95 V,
VTn = 0.65 V and Vsat = 0.1 V, it is obtained that VDDmin ≈
1.2 V.
There are two important differences between the pro-
posed current scaler and the circuit reported by [17]:
• In the proposed circuit, the control is performed by
voltage signals instead of current signals. It yields in
a simplification of the interface between the signals
from the sensor and the digital adaptation mechanism.
• In the proposed circuit, the control is performed by
balanced signals. It allows getting a linear control
in weak, moderate and strong inversion modes. The
current scaler of [17] works linearly only in moderate
inversion.
Ratios and values
M1, M2, M3 120/1.2, 360/1.2, 72/1.2
M4, M5, M6 72/1.2, 9/30, 9/30
M7, M8 12/12, 30/1.2
VDD, Ib, Io f f set 1.5V, 5 µA, 4.5 µA
Tab. 1. Aspect ratios of transistors in Fig. 1 and bias details.
Fig. 3. Total harmonic distortion of the voltage-to-current con-
verter .
3. Results
The MFGC of Fig. 1(b) was simulated in HSPICE
using the parameters of a double-poly, three metal layers,
0.5 µm CMOS technology from ON-Semi foundry (VTn =
0.65 V,
∣∣VTp ∣∣ = 0.95 V). The aspect ratio of the transistors
and the bias of the circuit are detailed in Tab. 1. Dimen-
sioning of the circuit was done considering the equations
presented in Subsection 2.4, with m = 200 to facilitate the
operation of the transistors M5 and M6 in triode mode. The
bias supply for the circuit was 1.5 V with Ib = 5 µA and
Io f f set = 4.5 µA. The proposed MFGC can be considered
a low-voltage realization because VDD < VTn +
∣∣VTp∣∣ (i.e.,
1.5 V < 0.65 V+0.95 V). First, the behavior of the voltage-
to-current converter is analyzed. The gain Ψ = 36 µV/A
is presented with a Total Harmonic Distortion (THD) that
ranged from 0.5 % to 2 % when the amplitude of the input
signal changed from 60 mV to 200 mV (see Fig. 3).
The DC features of the MFGC are depicted in Fig. 4.
The height adjustment was performed by means of Vre f in
steps of 25 mV ranging from 1 V to 1.3 V (Fig. 4(a)). On
the other hand, the horizontal position was tuned by means of
modifyingVaux from 1.05 V to 1.20 V in 12.5 mV steps (Fig.
4(b)). The slopes were adjusted by means of ∆Vtune =Vmb in
50 mV steps from -0.5 V to 0.15 V (Fig. 4(c)). The sat-
uration adjustment was realized by changing Vsat from 1 V
to 1.1 V in 10 mV steps (Fig. 4(d)). According to the ob-
tained simulation results, we conclude that the behavior of
the MFGC follows the course anticipated in the synthesis of
the circuit performed in Section 2.
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Fig. 4. Simulation results of the proposed MFGC: (a) height adjustment; (b) horizontal position adjustment; (c) slope adjustment; (d) saturation
adjustment; (e) linearity of height, horizontal position, and saturation adjustments; (f) linearity of the slope adjustment.
Ref. Tech. Supply Transistors Parameters Controled by Power or Ibias Control In Out
count or controlled
area
[4] 1.5 µm – variable 3 variable trasconductance – non independent V I
[5] – 10 V 38+4Ibias 6 2 voltage sources 25 µA slope: non linear V I
4 current sources
[6] 0.6 µm 5V 21+2Ibias 4 2 voltage sources 200 µA only position V I
0.03 mm2 2 current sources is independent
slope: non linear
[8] 1.5 µm variable 4 D/A converters – digital linear control V I
[11] 0.35 µm 1.5V 42+13Ibias 5 2 voltage sources – slope: non linear V I
3 current sources and non independent
[16] 0.8 µm – 84 5 2 voltage sources 80 µA no linear slope control V I
0.07 mm2 3 current sources
[18] 0.5 µm 3V 28 5 switched brances 90 µA all linear V I
3 current sources and non independent
[21] 0.7 µm 5 V >50 3 1.7 mW non independent V I
[20] 0.35 µm 3.3 V >132 3 2 voltage sources 100 µA no linear slope control I I
1 current source
This 0.5 µm 1.5 V 61 (∗) 4 4 voltage sources 200 µW all linear I I
work 5 µA including slope
Tab. 2. Comparison of reported MFGC.
(*) 12 transistors are used to prepare the interfacing with the adaptation mechanism.
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Fig. 5. Monte Carlo simulation of the MFGC.
The programmability resulted in a linear control in the
height, horizontal position and saturation level, as can be
appreciated in (Fig. 4(e)). However, the adjustment of the
edge slops resulted approximately linear (see Fig. 4(f)) in
the range from -0.5 V to 0.2 V, with a maximum deviation of
the linearity of 7%. When a positive step input current from
0 A to 10 µA is applied to a triangular MFGC, the fall time
for the output voltage to settle to 10 % of the steady state is
2.2 µs, while the maximum delay time is 2 µs.
Figure 5 shows the effect of the tolerances of the tran-
sistor in both, threshold voltages and current factors. The
triangular and trapezoidal waveforms were simulated with
a 100 cases Monte Carlo simulation using the Pelgrom’s
model, resulting maximum height and width variations of
5.2 % and 6 %, respectively.
Table 2 presents a comparison of the proposed MFGC
with other realization previously reported in the literature.
As can be observed, the proposed circuit is one of the most
suitable for low-voltage and low power operation because
of it only requires Ibias = 5 µA and VDD = 1.5 V. Besides,
the proposed MFGC allows a linear and continuous con-
trol of all the parameters of the triangular-trapezoidal output
waveforms. Finally, despite the number of transistors is con-
siderable, the use of low-voltage techniques is avoided and
some of these transistors are used to establish the interface
with the adaptation mechanism.
4. Conclusion
A MFGC with voltage-mode programming functiona-
lities has been presented. Compared to other implementa-
tions, the proposed circuit is a low-voltage realization that
presents triangular/trapezoidal output characteristics with in-
dependently adjustable slopes (in a range of 650 mV), height
(in a range of 3000 mV), center position (in a range of
150 mV) and saturation level (in a range of 100 mV). Also,
it achieves quasi-linear control of the slopes from mb = 2.5
to mb = 20 with a maximum deviation of the linearity of
5 % and without the need of digital control, preventing a
weak control. Because of its quasi-linear behavior, inde-
pendent programmability of parameters and easy implemen-
tation, this circuit constitutes a potential building block for
applications such as piecewise linear approximations, neuro-
fuzzy systems, and type-1 – type-2 fuzzy controllers, to
name a few.
Acknowledgements
The authors thank to the National Council of Science
and Technology (CONACyT) of Mexico for the financial
support through the project 181201, and to the Program for
Faculty Improvement (PROMEP) of Mexico who partially
supported this work through the project UPPUE-PTC-038.
References
[1] YAN, S., SA´NCHEZ-SINENCIO, E. Low voltage analog circuit de-
sign techniques: A tutorial. IEICE Transactions on Analog Inte-
grated Circuits and Systems, 2000, vol. E83-A, no. 2, p. 179 - 196.
[2] RAMI´REZ-ANGULO, J., LO´PEZ-MARTI´N, A. J., CARVAJAL, R.
G., CHAVERO, F. M. Very low voltage analog signal processing
based on quasi-floating gate transistors. IEEE Journal of Solid-State
Circuits, 2004, vol. 39, no. 3, p. 434 - 442.
[3] SEO, I., FOX, R. M. Comparison of quasi-/pseudo-floating gate tech-
niques. In Proceedings of the 2004 International Symposium on Cir-
cuits and Systems (ISCAS). Vancouver (Canada), 2004, p. I365 -
I368.
[4] VIDAL-VERDU´, F., RODRI´GUEZ-VA´ZQUEZ, A. Using building
blocks to design analog neuro-fuzzy controllers. IEEE Micro, 1995,
vol. 15, no. 4, p. 49 - 57.
[5] TOKMAKCI, M., ALKCI, M., KILIC R. Simple CMOS-based
membership function circuit. Analog Integrated Circuits and Signal
Processing, 2002, vol. 32, p. 83 - 88.
[6] SHAN, W., LU, Y., SUN, H., LIU J. A novel analog circuit design
and test of a triangular membership function. Lecture Notes in Elec-
trical Engineering, 2011, vol. 97, p. 727 - 733.
[7] BARUTONE, I., BARRIGA, A., SA´NCHEZ-SOLANO, S.,
JIME´NEZ-FERNA´NDEZ, C. J., LO´PEZ, D. R. Microelectronic De-
sign of Fuzzy Logic-Based Systems. CRC press, 2000.
[8] HUERTAS, J. L., SA´NCHEZ-SOLANO, S., BATURONE, I., BAR-
RIGA A. Integrated circuit implementation of fuzzy controllers.
IEEE Journal of Solid-State Circuits, 1996, vol. 31, no. 7, p. 1051
- 1058.
[9] DUALIBE, C., VERLEYSEN, M., JESPERS, P. G. A. Design of
Analog Fuzzy Logic Controllers in CMOS Technologies. Boston
(USA): Kluwer Academic Publishers, 2003.
[10] FATHI R., et al. Production of membership functions for the high
precision applications in fuzzy systems and neural networks. Electri-
cal and Electronic Engineering, 2012, vol. 2 no. 2, p. 60 - 63.
[11] GHANAVATI, B. A 1.5 V CMOS fuzzifier. International Journal of
Multidisciplinary Sciences and Engineering, 2012, vol. 3, no. 6, p. 52
- 55.
[12] NAKAJIMA, Y., SAKAGUCHI, A., OHKIDO, T., KATO, N., MAT-
SUMOTO, T., YOTSUYANAGI, M. A background self-calibrated
6b 2.7 GS/s ADC with cascade-calibrated folding-interpolating ar-
chitecture. IEEE Journal of Solid-State Circuits, 2010, vol. 45, no. 4,
p. 707 - 718.
RADIOENGINEERING, VOL. 22, NO. 2, JUNE 2013 473
[13] RAMI´REZ-ANGULO, J., LINARES-BARRANCO, B., SA´N-
CHEZ-SINENCIO, E., RODRIGUEZ-VAZQUEZ, A. Program-
mable piecewise linear function synthesizers using operational
transconductance amplifiers. European Conference on Circuit The-
ory and Design. Brighton (UK), 1989, p. 452 - 456.
[14] SERRANO-GOTARREDONA, T., LINARES-BARRANCO, B.
Log-domain implementation of complex dynamics reaction-
diffusion neural networks. IEEE Transactions on Neural Networks,
2003, vol. 14, no. 5, p. 1337 - 1355.
[15] MOSHFE, S., et al. Design of a programmable analog CMOS
rational-powered membership function generator in current mode
approach. 18th IEEE International Conference on Electronics, Cir-
cuits and Systems (ICECS). Beirut (Lebanon), 2011, p. 29 - 32.
[16] CARVAJAL, R. G., et al. Mixed-signal CMOS fuzzifier with em-
phasis in power consumption. IEEE 42nd Midwest Symposium on
Circuits and Systems. Las Cruces (USA), 2000, p. 929 - 933.
[17] LO´PEZ-MARTI´N, A. J. et al. A CMOS transconductor with multi-
decade tuning using balanced current scaling in moderate inversion.
IEEE Journal of Solid-State Circuits, 2005, vol. 40, no. 5, p. 1078 -
1083.
[18] KACHARE, M., RAMI´REZ-ANGULO, J., CARVAJAL, R. G.,
LO´PEZ-MARTI´N, C. New low-voltage fully programmable CMOS
triangular/trapezoidal function generator circuit. IEEE Transactions
on Circuits and Systems-I, 2005, vol. 52, no. 10, p. 2033 - 2042.
[19] DUALIBE, C., JESPERS, P., VERLEYSEN, M. A 5.26 Mflips pro-
grammable analogue fuzzy logic controller in a standard CMOS
2.4 µm technology. In Proceedngs of IEEE International Symposium
on Circuits and Systems. Geneva (Switzerland), 2000, p. 377 - 380.
[20] KHALILZADEGAN, A., KHOEI, A., HADIDI, K. A fully pro-
grammable MFG with a new analog programmable current mirror
for slop tuning of membership functions. In 19th Iranian Conference
on Electrical Engineering (ICEE). Tehran (Iran), 2011, p. 1 - 6.
[21] BOURAS, S., KOTRONAKIS, M., SUYAMA, K., TSIVIDIS, Y.
Mixed analog - digital fuzzy logic controller with continuous - am-
plitude fuzzy inferences and defuzzification. IEEE Transactions on
Fuzzy Systems, 1998, vol. 6, no. 2, p. 205 - 215.
About Authors. . .
Carlos MUN˜IZMONTERO was born in Mexico City, Me-
xico in 1977. He received both, the M.Sc. degree in Elec-
tronics and the PhD degree on the subject of high perfor-
mance amplifiers and smart sensors, from the Instituto Na-
cional de Astrofı´sica, O´ptica y Electro´nica (INAOE), Me-
xico, in 2003 and 2008 respectively. In 2008 and 2009 he
was respectively an Invited Researcher at the Center for Re-
search in Semiconductors at the BUAP, Puebla, Mexico, and
at the Instituto Polite´cnico Nacional, Mexico. Since 2012,
he has been an Associate Professor with the Department
of Electronics and Telecommunications Engineering at Uni-
versidad Polite´cnica de Puebla, with main focus on analog,
mixed-signal and RF electronics.
Luis A. SA´NCHEZ-GASPARIANO was born in Puebla,
Mexico in 1978. He received the PhD degree on the subject
of high efficiency Power Amplifiers for RF applications from
the Instituto Nacional de Astrofı´sica, O´ptica y Electro´nica
(INAOE), Mexico, in 2011. During 2009 he was a visit-
ing scholar in the ICD group at University of Twente, the
Netherlands. Since 2011, he has been an Associate Profes-
sor with the Department of Electronics and Telecommunica-
tions Engineering at Universidad Polite´cnica de Puebla with
main focus on analog, mixed-signal and RF electronics.
Jose´ M. ROCHA-PE´REZ was born in Tepeaca Puebla, Me-
xico in 1978. He received the M.Sc. and PhD degrees from
the Instituto Nacional de Astrofı´sica, O´ptica y Electro´nica
(INAOE), Mexico, in 1991 and 1999, respectively. He was
an Invited Researcher at the Department of Electrical Engi-
neering of the Texas A&M University in 2002 and in CIN-
VESTAV Guadalajara Mexico in 2003. In 2004 he joined
to Freescale Semiconductor Mexico as a design engineer.
Currently, he is working at INAOE in the Electronics De-
partment. His current research interests are on the design of
integrated circuits for communications and IC implementa-
tion of digital algorithms.
Jesu´s E. MOLINAR-SOLI´S was born in Chihuahua, Me-
xico, in 1976. He obtained the M.Sc. and PhD de-
grees in electrical engineering at the Center for Research
and Advanced Studies of the Instituto Polite´cnico Nacional
(CINVESTAV-IPN), Mexico City, in 2002 and 2006 respec-
tively. He is currently working as an Associate Professor
with the Mexico State Autonomous University (UAEM) at
Ecatepec, Estado de Mexico. His research interests are re-
lated to analog circuits, neural networks and vision chips.
Carlos SA´NCHEZ-LO´PEZ received both, the M.S. and
PhD degrees, both in electronics engineering, from the Na-
tional Institute for Astrophysics, Optics and Electronics
(INAOE), Me´xico, in 2002 and 2006, respectively. In Ja-
nuary 2006, he joined Autonomous University of Tlaxcala
(UAT), Me´xico, as an Associate Professor. Since June 2009
to September 2011, he was a postdoctoral research fellow
at Microelectronic Institute of Seville (CSIC-IMSE-CNM),
Spain. Since October 2011 he rejoined to UAT. His research
interests are related to the fields of modeling and simulation
of linear and nonlinear circuits and systems, chaotic oscil-
lators, symbolic analysis, mixed-signal circuits, RF-circuits
and computer-aided circuit design.
